blob: e87f8a955595f37199eea779caf9c113b08135b3 (
about) (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
|
;;;
;;; Commentary:
;;;
;;; This module is a temporary staging ground for Guix packages ported
;;; to RISC-V. They should be contributed upstream at the earliest.
;;;
;;;
;;; Code:
;;;
(define-module (gn packages riscv)
#:use-module (gn packages fpga)
#:use-module (gnu packages cpp)
#:use-module (gnu packages virtualization)
#:use-module (guix build-system gnu)
#:use-module (guix gexp)
#:use-module (guix git-download)
#:use-module ((guix licenses) #:prefix license:)
#:use-module (guix packages))
;; Improvements to riscv support have been merged since the last release.
(define-public atomic-queue-git
(let ((commit "7d75e9ed0359650224b29cdf6728c5fe0a19fffb") ; 2022-03-11
(revision "1"))
(package
(inherit atomic-queue)
(name "atomic-queue")
(version (git-version "1.0" revision commit))
(source (origin
(method git-fetch)
(uri (git-reference
(url "https://github.com/max0x7ba/atomic_queue")
(commit commit)))
(file-name (git-file-name name version))
(sha256
(base32
"1dh8x0ikfwk0by5avwfv9gvr9ay6jy13yr66rvgw9wwyxmklz848")))))))
(define-public cva6
(let ((commit "b40bb3264bc0ca0b5b9e9a3eb351cbaaa9b50b62")
(revision "1"))
(package
(name "cva6")
(version (git-version "4.2.0" revision commit))
(source (origin
(method git-fetch)
(uri (git-reference
(url "https://github.com/openhwgroup/cva6")
(commit commit)
(recursive? #t)))
(file-name (git-file-name name version))
(sha256
(base32
"16zyfqfycii25sirh3bm80dws2fn10a02ny8kzijr0p0a1azklmv"))))
(build-system gnu-build-system)
(arguments
(list
#:tests? #f
#:make-flags #~(list "verilate"
;; Dummy RISCV to suppress Makefile error.
"RISCV=foo")
#:phases
#~(modify-phases %standard-phases
;; Patch cva6 to print to stdout correctly. See
;; https://github.com/openhwgroup/cva6/issues/748
(add-after 'unpack 'fix-stdout
(lambda _
(substitute* "corev_apu/tb/rvfi_tracer.sv"
(("rvfi_i\\[i\\].insn == 32'h00000073")
"0"))))
(delete 'configure)
(replace 'install
(lambda* (#:key outputs #:allow-other-keys)
(let ((bin (string-append (assoc-ref outputs "out")
"/bin")))
(mkdir-p bin)
(copy-file "work-ver/Variane_testharness"
(string-append bin "/ariane"))))))))
(inputs
(list spike verilator-4.110))
(home-page "https://docs.openhwgroup.org/projects/cva6-user-manual/")
(synopsis "Application class 6-stage RISC-V CPU")
(description "CVA6 is a 6-stage, single issue, in-order CPU which
implements the 64-bit RISC-V instruction set. It fully implements I,
M, A and C extensions as specified in Volume I: User-Level ISA V 2.3
as well as the draft privilege extension 1.10. It implements three
privilege levels M, S, U to fully support a Unix-like operating
system. Furthermore it is compliant to the draft external debug spec
0.13.
It has configurable size, separate TLBs, a hardware PTW and
branch-prediction (branch target buffer and branch history table). The
primary design goal was on reducing critical path length.")
(license (list license:asl2.0
license:bsd-3
;; TODO: Add Solderpad Hardware license.
)))))
|
